We are dealing with a programmable integrated circuit known as an 鈥淔PGA鈥�, which is an abbreviation for 鈥渇ield-programmable gate array鈥�. This consists of a matrix of logical gates that can be programmed in situ, and can be reprogrammed an unlimited number of times. The first FPGAs came onto the market in 1985, and sales since then have increased dramatically. The market is now dominated by a couple of major players, and is expected to amount to USD 9.8 billion in 2020 (Wikipedia). The researchers have increased in these chips the speed of an algorithm known as the 鈥渇ast Fourier transform鈥�, which is used in spectral analysis, radar technology and telecommunication.
鈥淯ntil now, people have believed that once an FPGA is full it cannot accommodate any more. If you want new functionality in this case, you have to completely rebuild the hardware, which is expensive,鈥� says Oscar Gustafsson, senior lecturer in the Department of Computer Engineering at Link枚ping University.
But Carl Ingemarsson, a PhD student at the department, had other ideas. As an undergraduate several years ago, he was challenged to increase the speed of calculation in an FPGA. If the lab group could manage to reach a frequency greater than 450 MHz, they wouldn't have to carry out the final lab in the course.
鈥淭his was what was needed to convince me to examine in depth the way the logic is represented inside the chip,鈥� he says.
He achieved the frequency, skipped the final lab, and at the same time laid the foundation for his doctoral project. The result is that FPGAs today can be made to work five times as fast, or to deal with five times the number of calculations. While it鈥檚 true that Carl has only confirmed this in two families of FPGA, there is no reason to believe that it is not also the case for all other families.
Saving huge sums
鈥淭his advance will save huge sums for demanding calculations in industry, and will make it possible to implement new functionality without needing to replace the hardware,鈥� says Oscar Gustafsson.
Carl Ingemarsson鈥檚 method is based on ensuring that the signal takes a smarter route through the various building blocks inside the chip.
鈥淣ormally, you choose an algorithm that can carry out the desired calculations, and then build up the structure, the architecture, using the required blocks. This is then transferred to the FPGA. But we have also looked at how the logic is built up, the routes the signals take, and what happens to them inside the chip. We have then adapted the architecture and the mapping onto the chip using the results of this analysis.鈥�
A clever change in the signal routes gives the chip a capacity that is five times greater for each hardware unit.
鈥淚t should be possible to automate this optimisation of the chip,鈥� says Carl Ingemarsson.
The method was, however too simple, or too ingenious, for the scientific reviewers.
鈥淎t one level, it might seem that we haven鈥檛 changed anything, we鈥檙e still using the same standard components, but we have increased the computing power by a factor of five. This has made it has difficult to get our article published in a scientific journal,鈥� Oscar Gustafsson explains.
Plagiarised
But the solution was so clever that someone managed to plagiarise the work before the IEEE decided to publish it. It suddenly appeared at an IEEE conference, using copies of the diagrams, with parts of the text swapped out and completely different authors. All the support documentation in the form of original files and original diagrams was, however, available at LiU: the plagiarism was discovered, and the researcher suspended. The damage had been done, however, and publication of the original article was delayed by at least a year.
In the meantime, Carl Ingemarsson while waiting to be able to complete his doctoral thesis has started to work at Ericsson. An academic career doesn鈥檛 appear to be so attractive any longer.
鈥淢y wife and I are planning on starting a microbrewery, so that when the thesis is finally presented I will be able to offer beer I have brewed myself,鈥� he promises.
The article: Efficient FPGA Mapping of Pipeline SDF FFT Cores, Carl Ingemarsson, Petter K盲llstr枚m, Fahad Qureshi and Oscar Gustafsson, IEEE Transactions on Very Large Scale Integration Systems 2017, DOI 10.1109/TVLSI.2017.2710479 or 聽http://ieeexplore.ieee.org/document/7959623/
